Enum sp_core::offchain::Capability [−][src]
pub enum Capability { TransactionPool, Http, Keystore, Randomness, NetworkState, OffchainWorkerDbRead, OffchainWorkerDbWrite, NodeAuthorization, }
Execution context extra capabilities.
Variants
Access to transaction pool.
External http calls.
Keystore access.
Randomness source.
Access to opaque network state.
Access to offchain worker DB (read only).
Access to offchain worker DB (writes).
Manage the authorized nodes
Trait Implementations
impl Clone for Capability
[src][+]
impl Copy for Capability
[src]
impl Debug for Capability
[src][+]
impl Eq for Capability
[src]
impl PartialEq<Capability> for Capability
[src][+]
impl StructuralEq for Capability
[src]
impl StructuralPartialEq for Capability
[src]
Auto Trait Implementations
impl RefUnwindSafe for Capability
impl Send for Capability
impl Sync for Capability
impl Unpin for Capability
impl UnwindSafe for Capability
Blanket Implementations
impl<T> Any for T where
T: 'static + ?Sized,
[src][+]
T: 'static + ?Sized,
impl<T> Borrow<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> DynClone for T where
T: Clone,
[src][+]
T: Clone,
impl<T> From<T> for T
[src][+]
impl<T> Instrument for T
[src][+]
impl<T, U> Into<U> for T where
U: From<T>,
[src][+]
U: From<T>,
impl<T, Outer> IsWrappedBy<Outer> for T where
T: From<Outer>,
Outer: AsRef<T> + AsMut<T> + From<T>,
[src][+]
T: From<Outer>,
Outer: AsRef<T> + AsMut<T> + From<T>,
impl<T> MaybeDebug for T where
T: Debug,
[src]
T: Debug,
impl<T> MaybeRefUnwindSafe for T where
T: RefUnwindSafe,
[src]
T: RefUnwindSafe,
impl<T> Same<T> for T
[src]
type Output = T
Should always be Self
impl<T> ToOwned for T where
T: Clone,
[src][+]
T: Clone,
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src][+]
U: Into<T>,
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src][+]
U: TryFrom<T>,
impl<S, T> UncheckedInto<T> for S where
T: UncheckedFrom<S>,
[src][+]
T: UncheckedFrom<S>,
impl<V, T> VZip<V> for T where
V: MultiLane<T>,
[src][+]
V: MultiLane<T>,